Hierarchical Cd$_4$SiS$_6$/SiO$_2$ Heterostructure Nanowire Arrays

Jian Liu · Chunrui Wang · Qingqing Xie · Junsheng Cai · Jing Zhang

Received: 1 August 2009 / Accepted: 14 October 2009 / Published online: 29 October 2009 © to the authors 2009

Abstract Novel hierarchical Cd$_4$SiS$_6$/SiO$_2$ based heterostructure nanowire arrays were fabricated on silicon substrates by a one-step thermal evaporation of CdS powder. The as-grown products were characterized using scanning electron microscopy, X-ray diffraction, and transmission electron microscopy. Studies reveal that a typical hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowire is composed of a single crystalline Cd$_4$SiS$_6$ nanowire core sheathed with amorphous SiO$_2$ sheath. Furthermore, secondary nanostructures of SiO$_2$ nanowires are highly dense grown on the primary Cd$_4$SiS$_6$ core-SiO$_2$ shear nanowires and formed hierarchical Cd$_4$SiS$_6$/SiO$_2$ based heterostructure nanowire arrays which stand vertically on silicon substrates. The possible growth mechanism of hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowire arrays is proposed. The optical properties of hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowire arrays are investigated using Raman and Photoluminescence spectroscopy.

Keywords Cd$_4$SiS$_6$/SiO$_2$ · Nanowire arrays · Thermal evaporation · Optical property

Introduction

One-dimensional (1D) nanostructures with modulated compositions have recently become of particular interest with respect to potential applications in nanoscale building blocks of future optoelectronic devices and systems [1–3]. Among them, core/shell(or sheath) nanostructure materials can prevent oxidation of semiconductor 1D nanostructures and thus forestall interference in the building blocks of complex nanoscale circuits [4, 5]. Therefore, core/shell(or sheath)structures, such as nanocables, have attracted recent research focused on nanodevice applications such as field-effect transistors (FET) and light-emitting diodes (LED) [6, 7]. Very recently, significant progress has been made on the synthesis of complex 1D core/shell(or sheath) nanostructures such as Zn/ZnS core/shell (or sheath) fibers [8], TiO$_2$/SiO$_2$ nanocables [9], ZnS/SiO$_2$ core/shell(or sheath)nanowires [10, 11], and ZnO/SiO$_2$ core/shell nanorods [12]. Among these reports, most SiO$_2$ based 1D core/shell (or core/sheath) nanostructures were synthesized via complicated methods, such as high-temperature thermal evaporation of mixed materials [11] or two-step process [12].

However, the extensive reports of 1D core/shell(or sheath)structure growth have revealed several challenges that remain before these tools may practically be applied to commercial or industrial needs [10]. The first challenge is how to fabricate long nanostructures that can be easily integrated and manipulated post-synthesis through simple methods. The second challenge is how to organize the long nanostructures in ordered or aligned patterns and in high densities. The third challenge is how to form SiO$_2$ protective layer which is coated on 1D semiconductor nanostructures forms core/shell structures in order to protect the active layer in nanoelectronic circuits and obtain the noteworthy properties of the corresponding nanodevices [13, 14].

Cd$_4$SiS$_6$, a wide band gap semiconductor ($E_{\text{g}} = 2.50$ eV at 300 K), is a potential material used in electroluminescent devices (ELD) as its emission of visible light. To
date, only few works have been successfully completed on Cd–Si–S system. For example, Odin et al. [15] have reported the cathodoluminescence property of Cd$_4$SiS$_6$ crystal. Zhan et al. [16] have documented the synthesis and microstructure of Cd$_4$SiS$_6$/Si composite nanowires. In this paper, we report on the fabrication, structure, and properties of hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowire arrays via a simple one-step thermal evaporation of CdS powder. The present work may be a rational route for meeting the earlier mentioned three obstacles.

Experimental Details

The as-grown hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowire arrays were synthesized using a high-temperature vacuum-tube furnace, as described in detail elsewhere [17]. Briefly, CdS powder (1.5 g) was placed on an alumina boat in the center region of a quartz tube. Silicon substrates that were covered with Au thin film were placed in downstream to collect the products in the quartz tube. The tube was then pumped down to a base pressure of $\sim 2 \times 10^{-2}$ Torr (1 Torr $\approx$ 133 Pa). Argon gas was introduced into the tube at a constant flow rate of 200 sccm. The total pressure was kept at $2 \times 10^{-2}$ Torr during the experimental process. The furnace was maintained at 900 °C for two hours before it was cooled to room temperature. A large yield of light yellow product was deposited on the silicon substrates.

The morphology of the samples was examined by scanning electron microscopy (SEM, FEI SIRION 200). The crystallographic structures of the as-grown product were investigated by X-ray diffraction (XRD, RIGAKU D/Max-2550), transmission electron microscopy (TEM, JEOL JEM-2010, operated at 200 kV), and high-resolution TEM (HRTEM, JEOL JEM-2010F, operated at 200 kV) equipped with an energy dispersive X-ray spectrometer (EDS) The Raman spectrum was recorded on Raman spectrometer (NEXUS-670) with 514.5 nm radiations at room temperature. Photoluminescence spectroscopy was performed using the Xe lamp spectrophotometer (970CRT) at 350-nm line.

Results and Discussions

SEM was used to examine the morphologies of the as-product. Figure 1a is a SEM image of the as-synthesized product. All the products display a wire-like (or rod-like) morphology with an average diameter ranging from 500 nm to 1 μm and length up to several millimeters. The sub-microwires (or sub-microrods) are well-aligned on silicon (100) substrates. The sub-microwires (or sub-microrods) grown mainly along two intersectant directions (indicated by arrows, as shown in Fig. 1a) which is similar to the case of ZnSe nanowires growth along $\langle 111 \rangle$ direction on GaAs (001) substrate [18] and Si, Ge nanowires growth along $\langle 111 \rangle$ direction on Si (001) substrate [19, 20], and the light–dark–light contrast was observed obviously along the wire’s radial direction, which suggests the sub-microwire (or sub-microrod) with core/sheath structure. XRD pattern of the as-grown products is shown in Fig. 1b. All the peaks can be indexed to monoclinic Cd$_4$SiS$_6$ structure with lattice constants $a = 12.31$ Å, $b = 7.041$ Å, $c = 12.33$ Å, $\beta = 110.38^\circ$ (JCPDS Card. No. 72–0799). No peaks due to other phases such as CdS, Cd, and Si were detected, indicating the high purity of the products.

The detailed microstructures of Cd$_4$SiS$_6$ sub-microwires are characterized using TEM and HRTEM. Figure 2a is a typical TEM image of a single Cd$_4$SiS$_6$ sub-microwire from the as-grown product. The light–dark–light contrast was observed along the radial direction, suggesting different phase compositions with core/sheath structure along the wire’s radial direction, which is in accord with the result of SEM. The diameter of the sub-microwire is

![Fig. 1](image)

Fig. 1 a SEM image of the as-fabricated aligned sub-microwires, the arrows are the schematic directions of the sub-microwires. b The XRD pattern of the products
approximately 1 μm, which also is consistent with SEM result. The diameter of the core and thickness of the sheath are approximately 300–500 nm and 250 nm, respectively. The compositions of the core and the shell of sub-microwire are checked using energy dispersive X-ray analysis (EDX), as shown in Fig. 2. EDX spectrum taken from the sub-microwire sheath (marked as s, as shown in Fig. 2a) shows the presence of Si and O with an approximate stoichiometry of SiO$_2$ (Fig. 2c). The peaks of Cu in those figures originate from the TEM sample grid. The EDX results clearly reveal the formation of Cd$_4$SiS$_6$ sub-microwires with SiO$_2$ sheath. The high-resolution TEM (HRTEM) image recorded from the joint part (as boxed region in Fig. 2a) of the core Cd$_4$SiS$_6$ and the shell SiO$_2$ is shown in Fig. 2d, which shows that the SiO$_2$ shells are amorphous, while the Cd$_4$SiS$_6$ core sub-microwires are single crystalline. The observed inter-planar $d$ spacing is 0.36 nm corresponds well with that of the lattice spacing of (T33) planes of the Cd$_4$SiS$_6$. And it indicates that the Cd$_4$SiS$_6$ cores grow along the [T33] directions. The selected area electron diffraction (SAED) pattern is given in Fig. 2e, which further reveals that the Cd$_4$SiS$_6$ core has a single crystal structure. All studies reveal that the as-grown product is sub-microwires composited of single crystalline Cd$_4$SiS$_6$ core/amorphous SiO$_2$ sheath with uniform oriented wire-like morphologies.

Based on the earlier mentioned experimental result, we conducted the experiment with different parameters, that is, changed the position of silicon substrate, but kept the other parameters identical. And we obtained hierarchical of Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowire arrays.

Figure 3 is SEM images of as-synthesized hierarchical Cd$_4$SiS$_6$/SiO$_2$ nanowire arrays deposited on a silicon substrate after modifying the experimental parameters. Compared to the sample discussed earlier, although their XRD result is similar, their morphology differs tremendously. Figure 3a is a SEM image of the as-grown Cd$_4$SiS$_6$/SiO$_2$ hierarchical nanowires arrays on silicon substrate. The image reveals that the substrate is primarily covered with well-aligned hierarchical nanowires, which have an average diameter of 5 μm and length of several millimeters. The wires are rather uniform and grow vertically on silicon substrates. As shown in Fig. 3b, each wire has a cereus-like morphology, that is, there are uniform symmetrical secondary nanowires grown perpendicularly out of single nanowire. The secondary nanowires taper to tip and have length range from 1 to 2 μm as shown in Fig. 3c.
The structures and morphologies of the hierarchical Cd$_4$SiS$_6$/SiO$_2$ nanowires were further characterized using TEM. Figure 4a is a TEM image of individual wire that presents a hierarchical morphology. The sub-microwire is uniform, with diameter of 5 μm. Figure 4b is the TEM image of the secondary nanowires, which shows the secondary nanowires are amorphous, with the diameter gradually decreasing from 200 to 100 nm. The insert in Fig. 4b is the SAED pattern of secondary nanowires, further confirms the secondary nanowires are amorphous. EDX of the body and the secondary nanowires are shown in Fig. 4c, d, which indicate that the sub-microwire’s body is mainly composed of Cd, S, Si, O, and Cu, while the secondary nanowires are mainly composed of Si, O, and Cu. The peaks of Cu in these figures originate from the TEM sample grid. The TEM and EDX results demonstrate that the as-grown product is a composite material of Cd$_4$SiS$_6$/SiO$_2$ with hierarchical wire-like morphology.

The experimental results suggest that the hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowires arrays are grown via a secondary growth mechanism. Based on thermodynamics [16], the chemical reactions involved in the process may be proposed as follows:

\[
\text{CdS(s)} \rightarrow \text{CdS(g)} \quad (1) \\
\text{Si + CdS} \rightarrow \text{Cd(g)} + \text{SiS} \quad (2) \\
\text{SiS + CdS} \rightarrow \text{Cd}_4\text{SiS}_6 \quad (3) \\
\text{SiS + 2O}_2 \rightarrow \text{SiO}_2 + \text{SO}_2(g) \quad (4)
\]

Based on all the earlier mentioned reactions, we deduce the possible formation process of the hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowires arrays as shown in Fig. 5. CdS powder is gradually turned into CdS vapor under high temperature, which can be transported to the downstream region with argon gas. The small Au–Si alloy droplets on substrates are energetically favored sites for the absorption of incoming CdS vapor and residuary O$_2$ in the tube. This process leads to the formation of Cd$_4$SiS$_6$/SiO$_2$ core/shell nanocables, which can be used as templates for the secondary deposition of the SiO$_2$, resulting in the formation of secondary SiO$_2$ nanowires, and finally, leads to the formation of hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowires arrays. The similar vapor transfer and secondary growth mechanism have been reported in previous works, such as Zn/ZnS core/shell fibers [8], hierarchical ZnSn/SiO$_2$ nanowire heterostructures [11], and ZnSe/Si bi-coaxial nanowire heterostructures [21].

Figure 5 Schematic illustration of the formation of hierarchical Cd$_4$SiS$_6$/SiO$_2$ nanowires via a secondary growth process. I formation of Au–Si alloy droplets, II simultaneous growth of Cd$_4$SiS$_6$ core and SiO$_2$ shell, III formation of Cd$_4$SiS$_6$/SiO$_2$ sub-microwires, IV, V growth of hierarchical Cd$_4$SiS$_6$/SiO$_2$ nanowires

SiO$_2$ heterostructure nanowires arrays as shown in Fig. 5. CdS powder is gradually turned into CdS vapor under high temperature, which can be transported to the downstream region with argon gas. The small Au–Si alloy droplets on substrates are energetically favored sites for the absorption of incoming CdS vapor and residuary O$_2$ in the tube. This process leads to the formation of Cd$_4$SiS$_6$/SiO$_2$ core/shell nanocables, which can be used as templates for the secondary deposition of the SiO$_2$, resulting in the formation of secondary SiO$_2$ nanowires, and finally, leads to the formation of hierarchical Cd$_4$SiS$_6$/SiO$_2$ heterostructure nanowires arrays. The similar vapor transfer and secondary growth mechanism have been reported in previous works, such as Zn/ZnS core/shell fibers [8], hierarchical ZnSn/SiO$_2$ nanowire heterostructures [11], and ZnSe/Si bi-coaxial nanowire heterostructures [21].

Figure 6a is structure model of monoclinic Cd$_4$SiS$_6$ crystal. In the monoclinic Cd$_4$SiS$_6$, both of silicon and cadmium atoms are surrounded by four sulfur atoms, and the SiS$_4$ tetrahedrons are interconnected by the CdS$_4$ tetrahedrons [16]. Therefore, Raman spectrum of Cd$_4$SiS$_6$ crystal displays a complex behavior with two modes, which can be assigned to the vibrational modes of Cd–S and Si–S. This behavior is very similar to SnS$_2$–SnSe$_x$ [22], NiS$_2$–NiSe$_x$ [23], and PbSnS$_3$ [24], which can be assigned to the vibrational modes of SnS$_2$ and SnSe$_2$, NiS$_2$ and NiSe$_2$, PbS and SnS$_2$, respectively. Figure 6b shows Raman spectrum of as-prepared hierarchical Cd$_4$SiS$_6$/SiO$_2$ nanowires arrays at room temperature. As far as we know, the spectrum of Cd$_4$SiS$_6$ structures has not been reported before in the literature. There are five Raman peaks at 209, 235, 302, 414, and 596 cm$^{-1}$ in Fig. 6b. According to ref. [25], we can assign the most intensive peak at 414 cm$^{-1}$ to the mode of A$_1$(SiS$_4$). The peak at 302 and 596 cm$^{-1}$ are attributed to the scatterings of the 1LO phonon (first order) and 2LO phonon (second order) of CdS, respectively, which has small blue-shift compared with that of the bulk CdS powders [26]. The small blue-shift might be caused by the
strong internal strain in the core [27]. The other two peaks at 209 and 235 cm\(^{-1}\) can be attributed to the scattering of the phonons of the CdS, which is consistent with previous reports of the CdS nanowires [26]. The multiphonon scattering and \(E_1\)-TO Raman bands of bulk CdS are located at 207 and 235 cm\(^{-1}\), respectively [28]. Generally, the relative intensity of the vibrational mode of amorphous SiO\(_2\) (frequencies at \(\sim 1050\) and \(\sim 400\) cm\(^{-1}\), respectively) is too weak to be detected. In our research, although the thickness of amorphous SiO\(_2\) sheath is comparable with the diameter of Cd\(_4\)SiS\(_6\), Raman band of amorphous SiO\(_2\) shell was not observed, which is similar to our previous report on the SiO\(_2\) nanobelts [29].

Figure 7 shows the room-temperature PL properties of the as-grown hierarchical Cd\(_4\)SiS\(_6\)/SiO\(_2\) heterostructure nanowires arrays. The spectrum shows two emission bands centered at 483 and 697 nm, respectively. The strong band located at 483 nm, which has been observed in a similar position in the CL spectra of Cd\(_4\)SiS\(_6\) crystal [15], presumably results from near-band-edge emission of Cd\(_4\)SiS\(_6\) cores \((E_g = 2.50\) eV\). And the wide peak centered at 697 nm may be connected with the special core/sheath complex structures.

Conclusions

In summary, hierarchical Cd\(_4\)SiS\(_6\)/SiO\(_2\) heterostructure nanowires arrays have been prepared on silicon substrates via simple thermal evaporation with CdS powder. Studies indicate that the hierarchical Cd\(_4\)SiS\(_6\)/SiO\(_2\) nanowires heterostructure arrays consist of a single crystalline Cd\(_4\)SiS\(_6\) core coated amorphous SiO\(_2\) and adjacent amorphous SiO\(_2\) nanowires. The formation process of the hierarchical nanowires arrays was also discussed on the basis of thermodynamic aspect. The properties of hierarchical Cd\(_4\)SiS\(_6\)/SiO\(_2\) heterostructure nanowires were characterized by RS and PL. The Raman peaks can be assigned to the modes of Cd–S and Si–S. In PL spectra, the peak at 483 nm can be identified as the near-band-edge emission of Cd\(_4\)SiS\(_6\) cores. The long and uniform Cd\(_4\)SiS\(_6\)/SiO\(_2\) heterostructure nanowires arrays may be applied as potential building blocks in nanodevices.

Acknowledgments This work was supported by the National Natural Science Foundation of China under Grant No. 20671018, 10775031, and 10835004.

References

20. H.T. Ng, B. Chen, J. Li, J. Han, M. Meyyappan, Appl. Phys. Lett. 82, 2023 (2003)